Nanophosphors-converted quantum photonic imagers and methods for making the same

ABSTRACT

An emissive Solid State Imager (SSI) comprised of a spatial array of digitally addressable multicolor micro pixels. Each pixel is a micro optical cavity comprising multiple photonic layers of blue-violet semiconductor light emitting diode. One of the photonic layers is used to generate light at the blue primary of the SSI. Two of the photonic layers are used to generate violet-blue excitation light which is converted with associated nanophosphors layer into the green and the red primaries of the SSI. The light generated is emitted perpendicular to the plane of the imager device via a plurality of vertical optical waveguides that extract and collimate the light generated. Each pixel diode is individually addressable to enable the pixel to simultaneously emit any combination of the colors associated with its multicolor nanophosphors converted semiconductor light emitting diode at any required on/off duty cycle for each color.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 15/592,629 filed May 11, 2017, which claims the benefit of U.S. Provisional Patent Application No. 62/335,454 filed May 12, 2016, the entirety of which is fully incorporated herein by reference.

BACKGROUND OF THE INVENTION 1. Field of the Invention

The present invention relates to the field of solid state imagers.

2. Prior Art

A new class of emissive micro-scale pixel array imager devices has been recently introduced as disclosed in U.S. Pat. No. 7,623,560, El-Ghoroury et al, “Quantum Photonic Imager and Methods of Fabrication Thereof”, U.S. Pat. No. 7,767,479, El-Ghoroury et al, “Quantum Photonic Imager and Methods of Fabrication Thereof”, U.S. Pat. No. 7,829,902, El-Ghoroury et al, “Quantum Photonic Imager and Methods of Fabrication Thereof”, U.S. Pat. No. 8,049,231, El-Ghoroury et al, “Quantum Photonic Imager and Methods of Fabrication Thereof”; U.S. Pat. No. 8,243,770, El-Ghoroury et al, “Quantum Photonic Imager and Methods of Fabrication Thereof”, U.S. Pat. No. 8,567,960, El-Ghoroury et al, “Quantum Photonic Imager and Methods of Fabrication Thereof”, and; U.S. Pat. No. 8,098,265, El-Ghoroury et al, “Hierarchical Multicolor Primaries Temporal Multiplexing System”, the entirety of each of which patents is fully incorporated herein by reference. These patents disclose prior art details of the construction of Quantum Photonic Imagers regarding possible interconnects between photonic layers, waveguide construction, etc., some of which is not repeated herein. Any electrical interconnects between photonic layers, whether within the sidewalls or through a pixel itself, may be of the same basic construction, such sidewall interconnects also extending through the sidewalls between the pixelated nanophosphors layers, the bandpass filters and the respective photonic layers. In that regard, the word “layer” as used herein and in the claims, such as in a photonic layer, is used in a functional sense, as one skilled in the art would recognize that such a functional layer is comprised of multiple individual layers in a physical sense.

The above disclosed light emitting structures and devices of this type are collectively referred to herein as a “Solid State Imager” or “SSI”. These devices desirably feature high brightness, very fast multi-color light intensity and spatial modulation capabilities, all in a very small single device size that includes all necessary image processing drive circuitry. The solid state light (SSL) emitting pixels of such a device may be either a light emitting diode (LED) or laser diode (LD), or both, whose on-off state is controlled by the drive circuitry contained within a CMOS chip (or device) upon which the emissive micro-scale pixel array of the imager is bonded. The pixels within the above emissive micro-scale pixel array devices are individually addressable spatially, chromatically and temporally, typically through the drive circuitry of its CMOS chip. The brightness of the light generated by such imager devices can reach multiple 100,000 cd/m2 at reasonably low power consumption.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1(a) illustrates a preferred embodiment of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 1(b) illustrates an alternative embodiment of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 2 illustrates the energy band structure of the multiple quantum well (MQW)-based InGaN solid state light emitting structures in the violet-blue (425-465 nm) wavelength range used in the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 3 illustrates the energy band structure of the nanophosphors used in the light emitting layers of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 4 illustrates the quarter-wave stack structure of the band-pass filter (BPF) layers associated with each of the nanophosphors layers of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 5 illustrates the spectral responses of the band-pass filter (BPF) layers associated with each of the nanophosphors layers of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIGS. 6(a) to 6(c) illustrate a set of preferred embodiments of micro-pixel metal contact layer patterns used in the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 7 illustrates the spectral emission of the micro-pixels of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 8 illustrates a preferred embodiment of the micro-via contact array interface between the photonic layers and the silicon-based CMOS of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 9 illustrates a functional block diagram of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 10(a) illustrates a further alternate embodiment of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

FIG. 10(b) illustrates a still further alternative embodiment of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

While the above SSI devices provide numerous benefits over prior art devices, an enhanced color output SSI device is disclosed herein with increased red and green color light output and control.

Turning to the figures, FIG. 1(a) shows a preferred embodiment of the SSI invention as an example and not by way of limitation, and illustrates the Solid State Imager (SSI) pixel structure comprising a stack of multiple solid state light emitting layers on top of a silicon-based semiconductor complementary metal oxide (Si-CMOS) structure used to independently control the on-off state of each of the multiple solid state light emitting layers of the illustrated pixel structure. The surface dimension of the SSI pixel shown in FIG. 1(a) is typically in the micro-scale with pixel pitches ranging from about 5 microns to about 20 microns or larger. The Solid State Imager (SSI) itself may be comprised of a two-dimensional array of such pixels enabling the desired pixel resolution in terms of the number of rows and columns forming the array of SSI micro-pixels.

Each of the layers within the stack of multiple solid state light emitting layers of the SSI pixels may be designed to emit a different color, thus allowing the SSI pixel to be controlled through its Si-CMOS to emit any desired combination of multiple colors; for example, red (R), green (G) and blue (B), from the same pixel aperture.

Referring back to FIG. 1(a), in this invention at least one of the solid state light emitting layers of the SSI pixels may be created using a nanophosphors-converted solid state light emitter. The nanophosphors-converted solid state light emitting layers of the SSI pixel illustrated in FIG. 1(a) may be designed to emit the desired color; for example, G or R, after being excited by an appropriately selected wavelength in the violet-blue wavelength range (380-450 nm). In FIG. 1(a), one of the nanophosphors-converted solid state light emitting layers of the SSI pixel may be excited using a 425 nm wavelength source to emit G light at 550 nm (G-550) and another is excited using a 450 nm wavelength source to emit R light at 635 nm (R-635). In both cases, the 425 nm and 450 nm excitation wavelengths light sources may be generated using III-V semiconductor alloy indium gallium nitride (InGaN) solid state light emitting structures.

The blue emitting layer of the nanophosphors-converted NPC-SSI pixel illustrated in FIG. 1(a) may also be an InGaN solid state light emitting structure designed to emit 465 nm light. Therefore, with the SSI pixel illustrated of FIG. 1(a), all of the solid state light emitting layers may be InGaN solid state structures emitting light in the violet-blue (425-465 nm) wavelength range. Since InGaN solid state light emitting structures operating in such a wavelength range can be designed to achieve a high internal quantum efficiency (IQE) that reaches 0.95, the light emitting layers of the SSI pixel structure shown in FIG. 1(a) consequently exhibit improved power consumption efficiency.

The typical energy band structure of the multiple quantum well (MQW)-based InGaN solid state structures emitting light in the violet-blue (425-465 nm) wavelength range is illustrated FIG. 2. The indium (In) content within InGaN MQWs of these III-V solid state light emitting structures is typically in the range of 0.12-0.2. At these levels of indium content, MQW-based InGaN solid state light emitting structures have achieved IQE in the range of ˜0.95. The InGaN solid state light emitting structure material is typically epitaxially grown on sapphire (Al₂O₃) wafers that may be about 2″-6″ in diameter using known metalorganic chemical vapor deposition (MOCVD) techniques.

In FIG. 1(a), both the G and R light emissions are generated by the nanophosphors layers that in turn are excited by their associated InGaN solid state violet-blue light emitting layers. An exemplar nanophosphors-conversion process is illustrated in the example of FIG. 3. In this example, II-VI semiconductor nanocrystaline phosphors nanoparticles are formed using Manganese-doped Zinc Selenide (ZnSe:Mn). These nanoparticles are formed to have an inner core (or nucleus) ˜2 nm in diameter formed from either Manganese Selenide (MnSe) or heavily Manganese doped (Mn-rich, e.g., 10¹⁸ cm⁻³ to 10¹⁸ cm⁻³) MnZnSe alloy. These nano-scale nuclei are then grown into nanoparticles having an outer shell of Zinc Selenide (ZnSe) to create the desired energy band structure that depends both on the properties of the ZnMnSe alloy and on those of the substitutionally-incorporated Mn ion dopant. In typical ZnSe:Mn nanophosphors, the MnSe core is covered by a ZnSe shell to form a nanocrystaline particle size of ˜10 nm in diameter.

Due to the band gap of the ZnSe shell, the nanophosphors energy band structure illustrated in the example of FIG. 3 absorbs excitation light at a wavelength of ˜460 nm or shorter. Mn-doping of the nanophosphors ZnSe shell is used to tune the excitation light at the desired wavelength shorter than 460 nm; for example, the 425 nm and 450 nm used in the excitation layers design example of the NPC-SSI structure illustration of FIG. 1(a). In addition, the Mn doping of both the ZnSe shell and the MnSe core of the nanophosphors particulate creates narrower intermediate energy bands within both the shell and the core wider band gaps. The carriers that are photo-excited by the absorption of the excitation light within the ZnSe shell relax through the interface between the ZnSe shell and the MnSe core, then radiatively recombine across the Mn doping intermediate band gaps, causing the emission of the target wavelengths, 550 nm and 635 nm in the case of the NPC-SSI pixel structure illustrated in FIG. 1(a). The quantum yield (QY) of violet-blue excited ZnSe:Mn nanophosphors has been demonstrated at levels higher than 0.8.

An alternative for the II-VI nanoparticle structures described in the previous paragraphs for generating the R emission in the NPC-SSI pixel structure of FIG. 1(a) is Europium (Eu³⁺)-doped Yttrium Oxide (Y₂O₃) nanoparticles. The advantage of using Y₂O₃:Eu nanophosphors is its narrow (highly saturated) R-621 nm emission. Another alternative for generating the R emission in the NPC-SSI pixel structure of FIG. 1(a) is Eu-doped Strontium Silicate ((Sr,Ba,Ca)₃SiO₅:Eu) nanophosphors, which offers the same advantage as highly saturated R-621 nm emission as an alternative.

The nanophosphors-conversion layers illustrated in FIG. 1(a) may be realized by suspending the nanophosphors materials described in the preceding paragraphs in a Silicon Oxide (SiO₂) layer deposited on the topside of their corresponding excitation light emission layers. In this process, the nanophosphors particles are first mixed into liquid-form Spin-on-Glass (SOG) at the user-defined ratio needed to achieve the desired level of excitation light absorption, then the liquid mixture is coated as a thin layer on top of the excitation light emitting layer. Subsequently, the SOG is cured by annealing it into SiO₂, resulting in the nanophosphors particles being suspended in the G and R emission nanophosphors layers.

Referring back to FIG. 1(a), capping each of the G and R emission nanophosphors layers is a Band-Pass Filter (BPF) layer having multiple purposes, the most important of which is to filter out the excitation light used to optically pump the associated nanophosphors layers. FIG. 4 illustrates the structure of the BPF layer associated with each of the nanophosphors layers of the NPC-SSI structure of FIG. 1(a). As illustrated in the preferred embodiment of FIG. 4, each of the BPF layers is a ¼ wave stack of dielectric layers with alternating high/low index values. Examples of dielectric materials that can be used to realize the BPF layers include Titanium Oxide (TiO₂) or Silicon Nitride (Si₃N₄) for creating BPF high index layers with indexes in the range of 2.49-2.6 for the former and 2.02 for the latter; respectively, and Silicon Oxide (SiO₂) for creating BPF low index layers with indexes in the range of 1.4-1.55.

As illustrated in FIG. 1(a), the interior of the SSI pixel is an optical confinement cavity defined by the pixel's reflective sidewalls and reflective contacts. The addition of the BPF layers capping each of the G and R emission nanophosphors layers further divides the SSI pixel's optical confinement cavity into optical confinement sub-cavities each associated with the R and the G emission layers of the NPC-SSI. The optical confinement sub-cavity associated with the R emission layers is defined by the pixel's reflective sidewalls and lower contact plus the reflective action of its associated BPF layer which reflects the excitation light of that layer as well as any secondary broadband emission from the associated R emission nanophosphors layer. Similarly, the optical confinement sub-cavity associated with the G emission layers is defined by the pixel's reflective sidewalls plus the reflective action of its associated BPF filter layer which reflects the excitation light of that layer as well as any secondary broadband emission from the associated R emission nanophosphors layer. In addition, the BPF associated with G emission nanophosphors layer also transmits the emission from the R emission layers below it.

FIG. 5 illustrates the spectral responses of the band-pass filter (BPF) layers associated with each of the nanophosphors layers of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention. As illustrated in FIG. 5, the BPF associated with the R emission layers, herein referred to as BPF-1, will transmit spectral wavelengths centered around the target R emission peak wavelength (635 nm) plus an allowance for the target full width at half maximum (FWHM) of the R emission. For example, if the target R emission peak wavelength and FWHM are 635 nm and 20 nm respectively, then the BPF layer capping R emission nanophosphors layer will have a commensurate center wavelength and FWHM bandwidth. Similarly, the BPF associated with the G emission layers, herein referred to as BPF-2, will transmit spectral wavelengths centered around the target G emission peak wavelength (550 nm) plus an allowance for the target full width at half maximum (FWHM) of the G emission. For example, if the target G emission peak wavelength and FWHM are 550 nm and 40 nm respectively, then the BPF layer capping G emission nanophosphors layer will have a commensurate center wavelength and FWHM bandwidth. Also as illustrated in FIG. 5, a second spectral band-pass of the BPF associated with the G emission layers will transmit spectral wavelengths centered around the target R emission peak wavelength (550 nm) plus an allowance for its target full width at half maximum (FWHM) of the R emission, thus allowing the BPF capping G emission nanophosphors layer to transmit both the G emission of its associated nanophosphors layer and as well as the R emission from NPC layer below it.

As illustrated in FIG. 5, each of the BPFs associated with the R and G emission NPC layers blocks, through reflection, the Violet-Blue (V-B) excitation light associated with each of the NPC layers that was not absorbed, thus not converted into the target wavelength light emissions, by their associated nanophosphors layers. The V-B excitation light associated with each of the R and G emission NPC layers reflected by their associated BPFs will then be recycled by the optical confinement action of the each corresponding optical confinement sub-cavities of the R and G emission NPC layers. The result is not only the blocking of the V-B excitation light from the pixel spectral emission, but also an increased absorption of the V-B excitation light by their corresponding nanophosphors layers, resulting in an increased nanophosphors conversion efficiency for the R and G emission from the NPC-SSI pixels.

The preceding discussion identifies the following multiple uses of the BPFs associated with the R and G emission NPC layers: (1) blocking of the V-B excitation light associated with each of the NPC layers; (2) recycling of the V-B excitation light associated with each of the NPC layers; and, (3) shaping of the R and G pixel spectral emission to match the desired center wavelength and FWHM. The latter use is particularly important because it enables shaping the emission gamut of the NPC-SSI to match a desired multi-color emission gamut, for example the NTSC or HD gamut for display applications. Also of particular importance in this regard is the use of the BPFs associated with the R and G emission NPC layers to match the photopic response of the Human Visual System (HVS) in making the FWHM achieved by the BPF of the G emission layer wide enough, for example 40-50 nm FWHM, to take advantage of the higher photopic efficiency in that spectral region in order to increase the HVS perceived brightness of the light emission from the NPC-SSI of this invention.

A preferred fabrication process for the NPC-SSI structure illustrated in FIG. 1(a) includes the steps described in the following paragraphs. The process begins with forming an array of SSI pixels on semiconductor light emitting photonic wafers of the B emission and V-B excitation emission photonic wafers. A preferred method of this process, which herein is referred to as “pixelation”, involves the etching of the pixels sidewalls, having about 1 micron in width and a depth extending through the heterojunction diode structure of the semiconductor light emitting material, using known semiconductor lithography and etch processes. The etched pixel array sidewalls are passivated with thin layers of either silicon oxide or silicon nitride using semiconductor deposition processes, then coated with a thin layer of reflective metal, such as Aluminum (Al), for example. The pixel sidewalls are then filled with metal using semiconductor metal deposition processes. The same pixelation pattern is then processed on the B emission and V-B photonic wafers. Alignment marks are added on the wafers to aid alignment of the etched pixel patterns during subsequent processing.

After the semiconductor light emitting photonic wafers of the B emission and V-B photonic wafers are pixelated, the top contact patterns illustrated in FIGS. 6(a) and (b) are deposited on the formed pixel array using semiconductor metal deposition techniques such as electron beam deposition. The contact pattern illustrated in FIG. 6(a) is used for the B emission photonic wafers and the contact pattern illustrated in FIG. 6(b) is used for the V-B excitation light photonic wafers. The deposited contact metal is preferably a thin metal stack, for example Ti/Al, that forms an ohmic contact with the indium gallium nitride (InGaN) heterojunction diode semiconductor light emitting structure of the B emission and V-B photonic wafers.

In a preferred method for fabricating the NPC-SSI structure illustrated in FIG. 1(a), a glass wafer, for example, is used as a substrate upon which the multi-layer pixel structures are stacked and then bonded to the top surface of a Si-CMOS wafer (drive circuitry wafer) which is processed to include the same pixel pattern as the multi-layer pixel structure stacked on the glass wafer.

In another approach for fabricating the NPC-SSI structures illustrated in FIG. 1(b), the Si-CMOS is used as a substrate upon which the multi-layer pixel structures and nanophosphors nanoparticle structures are stacked, then the pixelated multi-layer wafer is bonded to a glass cover wafer. In either approach, the processing steps are similar and the former will be used to describe the rest of the preferred NPC-SSI fabrication process.

FIGS. 6(a) and (b) illustrate an exemplar pattern of the micro-pixel metal contact layers deposited on the respective top surfaces of the above-described pixelated B and V-B photonic wafers using conventional semiconductor and lithography and metal deposition fabrication processes. The pixel contact pattern shown in FIG. 6(a) may be used on the pixelated B photonic wafers as waveguides to generate collimated (for example, ±17°) to quasi-Lambertian (for example, ±45°) pixel emission when the contact openings' diameter, height and spacing form the proper optical waveguide structure for extracting the light emitted from the NPC-SSI pixels. The pixel contact pattern shown in FIG. 6(b) is used on the pixelated B photonic wafers to generate Lam bertian emission from the NPC-SSI pixels. The pixel contact pattern shown in FIG. 6(b) is also used on the pixelated V-B photonic wafers to allow maximum light transmission from the lower to upper layers of the NPC-SSI pixel structures.

In an alternative preferred embodiment of the NPC-SSI pixel structure illustrated in FIG. 1(b), a glass cover wafer is first processed to pattern an array of pixel-size micro-optical elements defining a micro lens array that matches the NPC-SSI pixel array, thereby providing a single micro-optical element per pixel. When the glass cover wafer with the pixel-size micro-optical elements is used as the substrate upon which the NPC-SSI multi-layer stack is formed, the resultant pixel array has the capability, in addition to modulating the color and brightness of the individual pixels in the array, of modulating the direction of the pixel's light emission.

After the B photonic wafer is pixelated and top contact layers are deposited, the wafer is then bonded to the glass cover wafer, with or without the pixel-size micro-optical elements incorporated, using semiconductor bonding techniques such as fusion bonding, for example. The epitaxial growth sapphire wafer is then lifted off, typically using semiconductor laser lift off (LLO) techniques, and the structure is thinned down to remove the epitaxial growth GaN buffer, leaving only a thin layer (<2 micron) comprising the B-465 semiconductor light emitting heterojunction diode structure enclosed within the formed pixels' sidewalls. With the backside of the pixelated B-465 photonic wafer exposed, the pixel array backside contact pattern of FIG. 6(b) is deposited as a thin metal stack, for example Ti/Al, using semiconductor metal deposition techniques.

The pixelated B-465 photonic wafer backside is then processed to deposit the BPF-2 layers in accordance with the process described earlier to realize the spectral response illustrated in FIG. 5. After the BPF-2 layers are deposited, the wafer surface is processed further to extend the pixel sidewalls through the BPF-2 layers, including etching, passivation and metal deposition as described earlier. This step extends the pixel reflective sidewall to enclose the pixelated elements of the BPF-2 within each pixel structure.

The BPF-2 side of the pixelated wafer is then processed to deposit the G-550 nanophosphors layer in accordance with the process described earlier to realize the G-550 nanophosphors-converted spectral emission illustrated in FIG. 7. After the G-550 nanophosphors layer is deposited, the wafer surface is processed further to extend the pixel sidewalls through the G-550 nanophosphors layer including etching, passivation and metal deposition as described earlier. This step extends the pixel reflective sidewall to enclose pixelated elements of the G-550 nanophosphors layer within each pixel structure.

The topside of the NPC-SSI in-process wafer is then processed further to bond the B-425 excitation photonic layer. This is accomplished by bonding the pixelated B-425 photonic wafer to the topside of the NPC-SSI in-process wafer using semiconductor bonding process such as fusion bonding, for example. In this process, the extended pixels sidewalls of the pixelated B-425 photonic are also bonded in the same bonding step with the sidewalls of the pixelated B-425 excitation photonic wafer.

With the pixelated B-425 excitation photonic wafer bonded to the NPC-SSI in-process wafer, the epitaxial growth sapphire wafer of the B-425 excitation photonic wafer is then lifted off, typically using semiconductor laser lift off (LLO) techniques and the structure is thinned down to remove the epitaxial growth GaN buffer leaving only a thin layer (<2 micron) comprising the B-425 semiconductor light emitting heterojunction diode structure enclosed within the formed pixel sidewalls. With the backside of the pixelated B-425 photonic wafer exposed, the pixel array backside contact pattern of FIG. 6(b) is deposited as a thin metal stack, for example Ti/Al, using semiconductor metal deposition techniques.

The topside of the NPC-SSI in-process wafer is then processed to deposit the BPF-1 layers in accordance with the process described earlier to realize the spectral response illustrated in FIG. 5. After the BPF-1 layers are deposited, the NPC-SSI in-process wafer surface is processed further to extend the pixel sidewalls through the BPF-1 layers including etching, passivation and metal deposition as described earlier. This step extends the pixel reflective sidewall to enclose pixelated elements of the BPF-1 within each pixel structure.

The BPF-1 side of the NPC-SSI in-process wafer is then processed to deposit the G-550 nanophosphors layer in accordance with the process described earlier to realize the R-635 nanophosphors-converted spectral emission illustrated in FIG. 7. After the G-R-635 nanophosphors layer is deposited, the wafer surface is processed further to extend the pixel sidewalls through the R-635 nanophosphors layer including etching, passivation and metal deposition as described earlier. This step extends the pixel reflective sidewall to enclose pixelated elements of the R-635 nanophosphors layer within each pixel structure.

The topside of the NPC-SSI in-process wafer is then processed further to bond the B-450 excitation photonic layer. This is accomplished by bonding the pixelated B-450 photonic wafer to the topside of the NPC-SSI in-process wafer using semiconductor bonding processes such as fusion bonding, for example. In this process, the extended pixel sidewalls of the pixelated B-450 photonic are also bonded in the same bonding step with the sidewalls of the pixelated B-450 excitation photonic wafer.

With the pixelated B-450 excitation photonic wafer bonded to the NPC-SSI in-process wafer, the epitaxial growth sapphire wafer of the B-450 excitation photonic wafer is then lifted off typically using semiconductor laser lift off (LLO) techniques and the structure is thinned down to remove the epitaxial growth GaN buffer leaving only a thin layer (<2 micron) comprising the B-450 semiconductor light emitting heterojunction diode structure enclosed within the formed pixel sidewalls. With the backside of the pixelated B-450 photonic wafer exposed, the pixel array backside contact pattern of FIG. 6(c) is deposited as a thin metal stack, for example Ti/Al, using semiconductor metal deposition techniques.

As illustrated in the preferred embodiment of FIG. 6(c), the topside of the NPC-SSI in-process wafer has three contact vias per pixel; the center contact via, which is the unique contact of the B-450 excitation photonic layer of the pixel, the x-sidewall contact via which is the unique contact of the B-425 excitation photonic layer of the pixel and the x-sidewall contact via, which is the unique contact of the B-425 excitation photonic layer of the pixel. The common contacts for the entire pixel array; namely, the three intermediate contact layers on the topside of the B-465, B-425 and B-450 photonic layers are formed as common contact rails that extend to the peripheral edges of the NPC-SSI die where they are connected to a set of common contact vias forming a ring at the peripheral boundaries of the NPC-SSI die. The NPC-SSI in-process wafer topside then comprises an array of micro-scale contact vias whereby the pixel-center via is the unique contact of the B-450 excitation photonic layer of the pixel array, the y-sidewall contact via is the unique contact of the B-465 excitation photonic layer of the pixel array, the y-sidewall contact via is the unique contact of the B-465 emission photonic layer of the pixel array and the micro-via ring at the peripheral boundaries of the NPC-SSI die, providing the common contacts of all three photonic layers of the pixel array.

The topside of each of the NPC-SSI dies comprise a Si-CMOS wafer including a micro-via array with a pattern matching the pattern of the micro-via array of the NPC-SSI in-process wafer described in the previous paragraph. When the Si-CMOS wafer is aligned and bonded to the NPC-SSI in-process wafer using semiconductor bonding techniques such as fusion bonding, for example, the bonding interface micro-via array provides electrical contact between the unique contacts of the pixel arrays of the multiple photonic layers of the NPC-SSI as well as the common contact ring at the peripheral boundaries of each of the NPC-SSI dies comprising the NPC-SSI wafer as illustrated in FIG. 8. This FIG. 8 illustrates a part of the common contact vias forming a ring at the peripheral boundaries of the NPC-SSI die as well as the per pixel unique contacts, the X and Y contacts being 90 degrees from each other. The rest of FIG. 8 is highly schematic, the different layers being much more accurately illustrated in FIGS. 1(a) and 1(b). Of course after the final bonding step, whichever fabrication method is used, the wafer level end product is diced to provide the individual Nanophosphors-Converted Solid State Imagers (NPC-SSI) of the invention.

FIG. 9 illustrates a functional block diagram of the NPC-SSI. FIG. 9 shows the multi-color micro-pixel array of the NPC-SSI being driven by the control logic of its Si-CMOS. FIG. 9 also shows two preferred configurations for the NPC-SSI Si-CMOS control logic with two related alternative interfaces. In a first preferred configuration, the function of the NPC-SSI Si-CMOS control logic includes only the multi-color micro-pixel array drivers and the NPC-SSI, which will receive pixel array bit-fields containing the pulse width modulation (PWM) bits for every color of each pixel from an external source.

In a second preferred configuration, the function of the NPC-SSI Si-CMOS control logic may include the logic functions required to generate PWM bit-fields for the multi-color micro-pixel array. In latter configuration, the NPC-SSI Si-CMOS control logic receives serial bit-streams containing the video and related control data through its interface block. In this configuration of the NCP-SSI Si-CMOS control logic, the received video bit-stream is processed by the color and brightness control block for de-gamma linearization, gamut transformation, white point adjustment and color and brightness uniformity correction across the micro-pixel array. The bit stream color and brightness control block are then converted to PWM bit-fields, then clocked into the pixel driver array. In effect in the latter configuration of the NPC-SSI Si-CMOS control logic, the NPC-SSI does not require external video stream processing support and operates with a standard high speed interface such as Low Voltage Differential Signaling (LVDS) interface. The latter configuration of the NPC-SSI Si-CMOS exhibits desirable lower power consumption and smaller volumetric aspects.

One of the primary advantages of the described NPC-SSI is its low power consumption which is achieved by multiple factors: (1) the high internal quantum efficiency (IQE) of its B emission and V-B excitation photonic layers; (2) the high quantum yield (QY) conversion efficiency of the nanophosphors layers associated with its G and R emission; (3) the increased conversion efficiency of its V-B excitation light by the light confinement actions of the NPC-SSI pixel optical cavity; (4) the increased conversion efficiency of its V-B excitation light by the light confinement actions of the optical sub-cavities formed by the pixel's BPF layers and reflective sidewalls and contacts; and, (5) the spectral shaping actions of the pixel's BPF layers to match the HVS photopic response.

The low power consumption of the described NPC-SSI makes it very effective in display applications requiring small volumetric aspects and higher brightness at low power consumption such as near-eye displays for virtual and augmented reality (AR/VR) applications. For application in near-eye displays, the wavelengths selected are for example purposes and other selections of wavelengths following the same methods of this invention are possible and contemplated as falling within the scope of the invention. Also, the described emissive micro-scale pixels combined with the low power consumption of the described NPC-SSI make it very effective in light field display applications which typically require small volumetric aspects and higher brightness at low power consumption as well and desirably enables directionally-modulated micro-pixel emission. Of course the combination of these two display applications; namely, light field near-eye AR/VR display, will stand to benefit substantially by the small volume, high brightness and low power consumption advantages of the NPC-SSI of this invention.

It should be mentioned that the emission and excitation wavelength values used in the preceding description of the NPC-SSI structure and method of fabricating this invention are exemplary illustrations of the methods of this invention. A person skilled in the art would know how to use the disclosed methods of this invention to create a nanophosphors-converted emissive micro-pixel spatial light modulator using a user-defined or different set of excitation light wavelengths to generate different sets of emission wavelengths. A person skilled in the art would know how use the disclosed methods of the NPC-SSI structure pixels optical confinement created by the pixels' reflective sidewalls, reflective contacts and bandpass filters (BPFs) with different design parameters to create high efficiency micro-pixel arrays.

Finally, FIG. 10(a) illustrates a further alternate embodiment of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention, and FIG. 10(b) illustrates a still further alternative embodiment of the Nanophosphors-Converted Solid State Imager (NPC-SSI) of the invention. In particular, FIG. 10(a) is similar to FIG. 1(a) and FIG. 10(b) is similar to FIG. 1(b), but without the third or blue or B465 photonic layer of FIGS. 1(a) and 1(b). Such a display would of course be limited to two colors, though within the limit, would still be controllable in chromaticity. Also while other colors could be used, red and green are very suitable exemplary colors as an example because those colors would be ideal for information/warning displays, as red conveys stop, beware or pay attention, while green conveys all is fine.

Thus, the present invention has a number of aspects, which aspects may be practiced alone or in various combinations or sub-combinations, as desired. Also while certain preferred embodiments of the present invention have been disclosed and described herein for purposes of exemplary illustration and not for purposes of limitation, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. 

What is claimed is:
 1. A method of fabricating solid state imagers, each having a drive circuitry chip, a first photonic layer over the drive circuitry chip for emitting light of a shorter wavelength than red light, a first nanophosphors nanoparticle structure over the first photonic layer for emitting red light when excited by the emission of the first photonic layer, a first bandpass filter over the first nanophosphors nanoparticle structure to pass red light and to block the light from the first photonic layer, a second photonic layer over the first bandpass filter for emitting light of a shorter wavelength than green light, a second nanophosphors nanoparticle structure over the second photonic layer for emitting green light when excited by the emission of the second photonic layer, a second bandpass filter over the second nanophosphors nanoparticle structure to pass red and green light and to block the light from the second photonic layer, a third photonic layer over the second bandpass filter for emitting blue light, and a contact and waveguide layer over the third photonic layer, the method comprising: a) forming semiconductor light emitting photonic wafers of the first, second and third photonic layers on an epitaxial growth buffer on respective first substrates; b) pixelating the first, second and third semiconductor light emitting photonic wafers by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first, second and third semiconductor light emitting photonic wafers with metal; c) depositing top contact patterns on the pixelated semiconductor light emitting photonic wafers formed in b), the top contact pattern for the third photonic layer forming the contact and waveguide layer; d) bonding the third photonic layer to a glass cover wafer, lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer to expose a surface of the third photonic layer; e) depositing a bottom contact pattern on the exposed surface of the third photonic layer and depositing layers forming the second bandpass filter; f) using the result of e), pixelating the second bandpass filter by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the second bandpass filter with metal; g) depositing the second nanophosphors nanoparticle structure, and pixelating the second nanophosphors nanoparticle structure by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the second nanophosphors nanoparticle structure with metal; h) bonding the second photonic layer to the result of g), lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer to expose a surface of the second photonic layer; i) depositing a bottom contact pattern on the exposed surface of the second photonic layer and depositing layers forming the first bandpass filter; j) using the result of i), pixelating the first bandpass filter by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first bandpass filter with metal; k) depositing the first nanophosphors nanoparticle structure, and pixelating the first nanophosphors nanoparticle structure by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first nanophosphors nanoparticle structure with metal; l) bonding the first photonic layer to the result of k), lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer to expose a surface of the first photonic layer; m) bonding the result of l) to a drive circuitry wafer; and n) dicing the result of a) through m) to provide the solid state imagers.
 2. The method of claim 1 further comprising forming an array of micro-optical elements on the glass cover wafer before depositing the top contact pattern for the third photonic layer in c) so that the array of micro-optical elements is between the glass cover wafer and the third photonic layer for modulating the direction of each pixel's light emission.
 3. The method of claim 2 wherein the array of micro-optical elements are sized and the following pixelating is aligned with the array of micro-optical elements to provide a single micro-optical element for each pixel of the array of micro-optical elements.
 4. The method of claim 1 wherein the first and second nanophosphors nanoparticle structures each comprise respective nanophosphors particles suspended in a silicon oxide layer deposited on the bottom side of the respective bandpass filters by mixing the nanophosphors particles into liquid-form Spin-on-Glass at a user-defined ratio to achieve a desired level of excitation light absorption, then the nanophosphors mixed into liquid form are coated as a thin layer on top of the respective bandpass filter and cured by annealing it into the silicon oxide layer, resulting in the nanophosphors particles being suspended in the respective first and second nanophosphors nanoparticle structures.
 5. The method of claim 1 further comprising forming an array of micro-optical elements on the glass cover wafer before depositing the top contact pattern for the second photonic layer in c) so that the array of micro-optical elements is between the glass cover wafer and the second photonic layer for modulating the direction of each pixel's light emission.
 6. The method of claim 5 wherein the array of micro-optical elements are sized and the following pixelating is aligned with the array of micro-optical elements to provide a single micro-optical element for each pixel of the array of micro-optical elements.
 7. A method of fabricating solid state imagers each having a drive circuitry chip, a first photonic layer over the drive circuitry chip for emitting light of a shorter wavelength than red light, a first nanophosphors nanoparticle structure over the first photonic layer for emitting red light when excited by the emission of the first photonic layer, a first bandpass filter over the first nanophosphors nanoparticle structure to pass red light and to block the light from the first photonic layer, a second photonic layer over the first bandpass filter for emitting light of a shorter wavelength than green light, a second nanophosphors nanoparticle structure over the second photonic layer for emitting green light when excited by the emission of the second photonic layer, a second bandpass filter over the second nanophosphors nanoparticle structure to pass red and green light and to block the light from the second photonic layer, a third photonic layer over the second bandpass filter for emitting blue light, and a contact and waveguide layer over the third photonic layer, the method comprising: a) forming a drive circuitry wafer; b) forming semiconductor light emitting photonic wafers of the first, second and third photonic layers on an epitaxial growth buffer on respective first substrates; c) pixelating the first, second and third semiconductor light emitting photonic wafers and bottom contacts by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls with metal; d) depositing a bottom contact patterns on the first, second and third photonic layers; e) bonding the first photonic layer and its bottom contact pattern to the drive circuitry wafer, lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer; f) depositing the first nanophosphors nanoparticle structure, and pixelating the first nanophosphors nanoparticle structure by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first nanophosphors nanoparticle structure with metal; g) depositing layers forming the first bandpass filter and pixelating the first bandpass filter by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first bandpass filter with metal; h) bonding the second photonic layer to the result of g), lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer; i) depositing a top contact pattern on the result of h), depositing the second nanophosphors nanoparticle structure, and pixelating the second nanophosphors nanoparticle structure by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the second nanophosphors nanoparticle structure with metal; j) depositing layers forming the second bandpass filter on the result of and pixelating the second bandpass filter by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the second bandpass filter with metal; k) depositing a bottom contact pattern on the second bandpass filter, bonding the third photonic layer to the second band pass filter and the bottom contact layer, lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer; l) depositing the top contact pattern to the result of k), the top contact pattern for forming the contact and waveguide layer; m) bonding a glass cover wafer to the result of l), and n) dicing the result of l) to provide the solid state imagers.
 8. The method of claim 7 further comprising forming an array of micro-optical elements on the glass cover wafer before bonding the glass cover wafer and the array of micro-optical elements to the result of l) so that the array of micro-optical elements is between the glass cover wafer and the third photonic layer for modulating the direction of each pixel's light emission.
 9. The method of claim 8 wherein the micro-optical elements are sized and aligned with the array of micro-optical elements to provide a single micro-optical element for each pixel of the array of micro-optical elements.
 10. The method of claim 7 wherein the first and second nanophosphors nanoparticle structures each comprise respective nanophosphors particles suspended in a silicon oxide layer deposited on the bottom side of the respective bandpass filters by mixing the nanophosphors particles into liquid-form Spin-on-Glass at a user-defined ratio to achieve a desired level of excitation light absorption, then the nanophosphors mixed into liquid are coated as a thin layer on top of the respective bandpass filter and cured by annealing it into the silicon oxide layer, resulting in the nanophosphors particles being suspended in the respective first and second nanophosphors nanoparticle structures.
 11. A method of fabricating solid state imagers, each having a drive circuitry chip, a first photonic layer over the drive circuitry chip for emitting light of a shorter wavelength than red light, a first nanophosphors nanoparticle structure over the first photonic layer for emitting red light when excited by the emission of the first photonic layer, a first bandpass filter over the first nanophosphors nanoparticle structure to pass red light and to block the light from the first photonic layer, a second photonic layer over the first bandpass filter for emitting light of a shorter wavelength than green light, a second nanophosphors nanoparticle structure over the second photonic layer for emitting green light when excited by the emission of the second photonic layer, a second bandpass filter over the second nanophosphors nanoparticle structure to pass red and green light and to block the light from the second photonic layer, and a contact and waveguide layer over the second photonic layer, the method comprising: a) forming semiconductor light emitting photonic wafers of the first and second photonic layers on an epitaxial growth buffer on respective first substrates; b) pixelating the first and second semiconductor light emitting photonic wafers by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first and second semiconductor light emitting photonic wafers with metal; c) depositing top contact patterns on the pixelated semiconductor light emitting photonic wafers formed in b), the top contact pattern for the second photonic layer forming the contact and waveguide layer; d) bonding the second photonic layer to a glass cover wafer, lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer to expose a surface of the second photonic layer; e) depositing a bottom contact pattern on the exposed surface of the second photonic layer and depositing layers forming the second bandpass filter; f) using the result of e), pixelating the second bandpass filter by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the second bandpass filter with metal; g) depositing the first nanophosphors nanoparticle structure, and pixelating the first nanophosphors nanoparticle structure by etching pixel sidewalls, passivating the pixel sidewalls, then coating the pixel sidewalls with reflective metal and filling the pixel sidewalls of the first nanophosphors nanoparticle structure with metal; h) bonding the first photonic layer to the result of k), lifting off the respective first substrate and thinning the result to remove the epitaxial growth buffer to expose a surface of the first photonic layer; i) bonding the result of l) to a drive circuitry wafer; and j) dicing the result of a) through m) to provide the solid state imagers.
 12. The method of claim 11 wherein the first and second nanophosphors nanoparticle structures each comprise respective nanophosphors particles suspended in a silicon oxide layer deposited on the bottom side of the respective bandpass filters by mixing the nanophosphors particles into liquid-form Spin-on-Glass at a user-defined ratio to achieve a desired level of excitation light absorption, then the nanophosphors mixed into liquid form are coated as a thin layer on top of the respective bandpass filter and cured by annealing it into the silicon oxide layer, resulting in the nanophosphors particles being suspended in the respective first and second nanophosphors nanoparticle structures. 